I found out during simulation today, that the schematic posted earlier is incorrect.
The /AND and AND signals should be inverted, so here is a new schematic.
And the ALU Main ALU
I found out during simulation today, that the schematic posted earlier is incorrect.
The /AND and AND signals should be inverted, so here is a new schematic.
And the ALU Main ALU